• Low Pin Count LPCBUS
    Schematic · 493 KB · 17 May 2026
    Schematic pdf
    —
    493 KB
  • sn74ls669.rev5

    Datasheet revision 5 for the SN74LS669, a synchronous 4-bit up/down binary counter from the 74LS low-power Schottky TTL family, as a 74.2 KB PDF.

    Datasheet · 74.2 KB · 4 Dec 2024
    Datasheet pdf
    —
    74.2 KB
  • sn74ls569a.rev5

    Revision 5 datasheet for the SN74LS569A, a synchronous 4-bit up/down binary counter with 3-state outputs from the 74LS low-power Schottky TTL line, in a 108 KB PDF.

    Datasheet · 108 KB · 4 Dec 2024
    Datasheet pdf
    —
    108 KB
  • LVDS-Pinout

    Reference sheet in PDF format, 236 KB, describing LVDS connector pinouts. The name names no device or panel model, so treat it as a generic guide to low-voltage…

    Schematic · 236 KB · 20 Aug 2026
    Schematic pdf
    —
    236 KB
  • CD4017

    CD4017 document in PDF form, 81.0 KB, for the CMOS decade counter with ten decoded outputs.

    Schematic · 81.0 KB · 8 Aug 2026
    Schematic pdf
    —
    81.0 KB
  • sn74ls490.rev5

    Datasheet for the SN74LS490, revision 5 of the document, stored as a compact 52.6 KB PDF.

    Datasheet · 52.6 KB · 4 Dec 2024
    Datasheet pdf
    —
    52.6 KB